发明名称 DELAY SYNTHESIS CIRCUIT
摘要 PURPOSE:To store the frequency of an input signal with fidelity more than ever, by switching the phase shift quantity of every input of a signal to a delay synthesis loop, and varying the phaseteristic of the delay synthesis loop. CONSTITUTION:A 180 deg. distributor 8 distributes the phase of the signal in the delay synthesis loop that is the signal from a delay line 5 to two signals having the phase difference of 180 deg. respectively. By varying the phase of the signal in the delay synthesis loop by 180 deg., a frequency possible to be synthesized without generating the phase difference at the consecutive part of the signal is moved by 1/tau of the inverse of a loop delay time (tau). In such a way, it is possible to prevent the phase at the consecutive part of the signal in the delay synthesis loop uniformly from being formed discontinuously.
申请公布号 JPS6412713(A) 申请公布日期 1989.01.17
申请号 JP19870170158 申请日期 1987.07.07
申请人 MITSUBISHI ELECTRIC CORP 发明人 SUGIE KIYOKAZU
分类号 G11C21/00;H03H11/26 主分类号 G11C21/00
代理机构 代理人
主权项
地址