METHOD FOR GENERATING MULTIBIT ERROR VERIFICATION CODE,申请号JP19920040075-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	METHOD FOR GENERATING MULTIBIT ERROR VERIFICATION CODE
摘要
申请公布号	JPH0683656(A)	申请公布日期	1994.03.25
申请号	JP19920040075	申请日期	1992.01.13
申请人	TAKANO AKIRA	发明人	TAKANO AKIRA
分类号	G06F11/10;(IPC1-7):G06F11/10	主分类号	G06F11/10
代理机构		代理人
主权项
地址

您可能感兴趣的专利

Space shuttle with a device for docking to a satellite

Modular aircraft interior configuration and methods

Fishing spinning reel

Printer with ink pressure regulator

Projector mount with Phillips screw driver angle adjustment

Double-wall decorative drinking vessel

Rotatable organizer

Final drive unit, construction machine equipped with the same, and method of winding crawler belt

Idle-adjusting apparatus for a motorcycle, and motorcycle incorporating same

Water powered impulsive unit

Heat dissipation apparatus with coarse surface capable of intensifying heat transfer

Burner control system for a cooking appliance

Valve operating system for variable displacement internal combustion engine

Buoyant retrievable dog toy

System and method for machine-assisted election auditing

Device to dampen vibrations, especially a torsional vibration damper and force transmission device

Modular router with base power switch

Adjustable video and still image projector stand

Automatic broiler for variable batch cooking

Insert, a machine and a system for the preparation of beverages