发明名称 Integrated circuit having power trunk line and method for layout of power trunk line
摘要 The present invention relates to an integrated circuit comprising a semiconductor chip having thereon a logical function portion for realizing logical function and at least one power supply point for supplying electric power to the logical function portion, and at least one first, second and third power trunk line are arranged on the chip for supplying electric power from the power supply point to the logical function portion. The second power trunk line is disposed in an area in which the logical function portion of the chip is disposed. The first power trunk line is disposed between the power supply point and the second power trunk line to connect the second power trunk line with the power supply point. The third trunk line is connected at at least one end to the second trunk line and is disposed in the logical function portion for supplying electric power to the logical function portion.
申请公布号 US5391900(A) 申请公布日期 1995.02.21
申请号 US19920994056 申请日期 1992.12.18
申请人 HITACHI, LTD.;HITACHI COMPUTER ELECTRONICS CO., LTD. 发明人 ONODERA, YUICHI;OKABE, TOSHIHIRO;MATSUURA, YASUHIRO;SASAKAWA, MUNEHIRO
分类号 H01L21/3205;G06F17/50;H01L21/82;H01L21/822;H01L23/52;H01L23/528;H01L27/04;(IPC1-7):H01L27/02;H01L27/10 主分类号 H01L21/3205
代理机构 代理人
主权项
地址