发明名称 LSI design system, logic correction support equipment, logic correction support method used therefor, and program therefor
摘要 Logic correction support equipment supports logic correction of a logic circuit in LSI design for synthesizing a logic circuit from a register transfer level by logic synthesis. The logic correction support equipment finds a logic that was redundant before logic correction and becomes non-redundant after the logic correction by comparing redundant fault between the RTL before the logic correction and the RTL after the logic correction, and thereby supports manual correction of the logic circuit.
申请公布号 US7302633(B2) 申请公布日期 2007.11.27
申请号 US20060514977 申请日期 2006.09.05
申请人 NEC CORPORATION 发明人 GOTO ATSUKO
分类号 H03M13/00 主分类号 H03M13/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利