发明名称 Ultra low power-data driven networking processing device for avoiding overload
摘要 The present invention is provided with: a data-driven processor comprising at least a firing control which determines whether or not firing conditions have been met by determining whether or not all packets necessary for instruction execution have been received when a packet that convey a part of partitioned data to be processed has been input, and a data processing unit for performing processing corresponding to the packets transmitted from the firing control if the firing conditions have been met; a power supply circuit for supplying power to the data-driven processor; and overload avoidance means for refusing input of the packets to the data-driven processor, if a determination has been made that a data processing load in the data-driven processor may reach an overloaded state in which the data processing may stall, on the basis of current consumption in the data-driven processor. Accordingly, power consumption in a networking system is reduced.
申请公布号 US9363196(B2) 申请公布日期 2016.06.07
申请号 US201214232951 申请日期 2012.07.09
申请人 University of Tsukuba;Kochi University of Technology;Tokai University 发明人 Nishikawa Hiroaki;Sannomiya Shuji;Iwata Makoto;Ishii Hiroshi;Utsu Keisuke
分类号 H04L12/911;G06F1/28;G06F1/32;H04L12/803 主分类号 H04L12/911
代理机构 Sunstone IP 代理人 Sunstone IP
主权项 1. An ultra-low-power data-driven networking processing device for avoiding overload, comprising: a data-driven processor including at least a firing control device for determining whether firing conditions have been satisfied by determining whether all packets required to execute an instruction have been received, with respect to packets that convey partitioned data to be processed, and a data processing device for performing processing based on packets transmitted from the firing control device if the firing conditions have been satisfied; a power circuit for supplying power to the data-driven processor; an interface for denying input of packets to a terminal, if it is determined that a data processing load of the data-driven processor can enter an overload state in which data processing is congested, based on current consumption of the data-driven processor; and a pipeline stage including a first merge device for merging packets to be input to the data-driven processor with data processed by the data processing device, the firing control device for receiving packets or data transmitted from the first merge device, a second merge device for merging data transmitted from the firing control device with data processed by the data processing device, an instruction fetch device for fetching an instruction based on data transmitted from the second merge device, an instruction decode device for interpreting the instruction transmitted from the instruction fetch device, the data processing device for processing the instruction interpreted by the instruction decode device, a memory access device for reading and writing data processed by the data processing device from and to memory, a second branch device for transmitting data to the second merge device if, based on data written by the memory access device, the data corresponds to a unary operation and requires processing again by the data processing device, and for transmitting the data to a downstream first branch device if the data corresponds to a multi-input operation and does not require data processing by the data processing device, and the first branch device for transmitting data to the first merge device if, based on the data transmitted from the second branch device, the data requires data processing again by the data processing device, and for outputting the device from the data-driven processor if the data does not require data processing by the data processing device.
地址 Ibaraki JP