发明名称 Register and instruction controller for superscalar processor
摘要 In a superscalar computer system, a plurality of instructions are executed concurrently. The instructions being executed access data stored at addresses of the superscalar computer system. An instruction generator, such as a compiler, partitions the instructions into a plurality of sets. The plurality of sets are disjoint according to the addresses of the data to be accessed by the instructions while executing in the superscalar computer system. The system includes a plurality of clusters for executing the instructions. There is one cluster for each one of the plurality of sets of instructions. Each set of instructions is distributed to the plurality of clusters so that the addresses of the data accessed by the instructions are substantially disjoint among the clusters while immediately executing the instructions. This partitioning and distributing minimizes the number of interconnects between the clusters of the superscalar computer.
申请公布号 US6167503(A) 申请公布日期 2000.12.26
申请号 US19950552517 申请日期 1995.10.06
申请人 COMPAQ COMPUTER CORPORATION 发明人 JOUPPI, NORMAN P.
分类号 G06F9/30;G06F9/38;(IPC1-7):G06F9/22 主分类号 G06F9/30
代理机构 代理人
主权项
地址