发明名称 Self test method and apparatus for identifying partially defective memory
摘要 A computing system is provided which includes a processor having a cache memory. The cache memory includes a plurality of independently configurable subdivisions, each subdivision including a memory array. A service element (SE) of the computing system is operable to cause a built-in-self-test (BIST) to be executed to test the cache memory, the BIST being operable to determine whether any of the subdivisions is defective. When it is determined that one of the subdivisions of the cache memory determined defective by the BIST is non-repairable, the SE logically deletes the defective subdivision from the system configuration, and the SE is operable to permit the processor to operate without the logically deleted subdivision. The SE is further operable to determine that the processor is defective when a number of the defective subdivisions exceeds a threshold.
申请公布号 US7366953(B2) 申请公布日期 2008.04.29
申请号 US20040008371 申请日期 2004.12.09
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 HUOTT WILLIAM V.;LUND DAVID J.;MARZ KENNETH H.;MECHTLY BRYAN L.;PATEL PRADIP
分类号 G06F11/00 主分类号 G06F11/00
代理机构 代理人
主权项
地址