| 摘要 |
A control component for controlling at least one semiconductor memory component in a semiconductor memory module includes an address generator circuit for generating address signals. The address generator circuit generates different address signals based on the input of a configuration signal. The control component is operable to actuate semiconductor memory components from different generations, e.g., from the generations DDR 2 and DDR 3.
|
