Clock circuit for semiconductor memories

摘要

A circuit and method for producing a read clock signal in a semiconductor memory device from an input clock signal to ensure that the read access time does not exceed the clock cycle time. One of a plurality of delay amounts is selected to be imposed on the input clock signal depending on the frequency of the clock signal.