发明名称 Glitch free delay line multiplexing technique
摘要 A glitch free delay line multiplexing technique is described that includes an intermediate multiplexing system and an output multiplexer. The intermediate multiplexing system receives signals from a plurality of delay units and outputs a subset of delay signals that includes the signal presently selected, the signal presently selected with an additional delay, and the signal presently selected with one less delay. The intermediate multiplexing system receives a control word from a select mechanism in a non-time critical manner. The output multiplexer receives the least significant bits of the control word and outputs the selected signal.
申请公布号 US6025744(A) 申请公布日期 2000.02.15
申请号 US19980062415 申请日期 1998.04.17
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 BERTOLET, ALLAN R.;CHU, ALBERT M.;FERRAIOLO, FRANK D.;WEINSTEIN, SAMUEL K.
分类号 H03H11/26;H03K5/00;H03K5/1252;H03K5/13;(IPC1-7):H03H11/26 主分类号 H03H11/26
代理机构 代理人
主权项
地址