发明名称 Executing partial-width packed data instructions
摘要 A method and apparatus are provided for executing scalar packed data instructions. According to one aspect of the invention, a processor includes a plurality of registers, a register renaming unit coupled to the plurality of registers, and a decoder coupled to the register renaming unit. The register renaming unit provides an architectural register file to store packed data operands each of which include a plurality of data elements. The decoder is configured to decode a first and second set of instructions (e.g., a set of full-width packed data instructions and a set of partial-width packed data instructions) that each specify one or more registers in the architectural register file. Each of the instructions in the first set of instructions specify operations to be performed on all of the data elements stored in the one or more specified registers. In contrast, each of the instructions in the second set of instructions specify operations to be performed on only a subset of the data element stored in the one or more specified registers.
申请公布号 AU2892699(A) 申请公布日期 1999.10.18
申请号 AU19990028926 申请日期 1999.03.03
申请人 INTEL CORPORATION 发明人 PATRICE ROUSSEL;TICKY THAKKAR;MOHAMMAD A. ABDALLAH;VLADIMIR PENTKOVSKI;JAMES COKE
分类号 G06F9/30;G06F9/302;G06F9/318;G06F9/38 主分类号 G06F9/30
代理机构 代理人
主权项
地址
您可能感兴趣的专利