| 摘要 |
PURPOSE: A clock delay compensating device is provided which reduces consumption current and compensates for clock delay in a switch connecting devices using different clocks in a high speed switch. CONSTITUTION: A clock delay compensating device includes a receiver(21) for receiving data from a subscriber connection part and sending the data and reception clock to a buffer, a first inverter for inverting the reception clock, a reference clock generator for generating a reference clock and a second inverter for inverting the reference clock. The device also includes a reference cell start signal generator for generating a reference cell start signal, a buffer(23) for receiving the clock from the first inverter, the data from the receiver and the clock from the second inverter, outputting a status signal according to data storage amount and recording and reading data, and a buffer controller(24) for sending a record signal read signal among the cell start signal, reception clock, reference clock and reference cell start signal to the buffer.
|
