发明名称 CLOCK EXTRACTING CIRCUIT IN DIGITAL-LINE SIGNAL RECEIVER
摘要 A clock extractor which generates a clock signal for sampling of a data signal received from a digital line on the basis of a separation clock having a period corresponding to a data communication rate of a data to be separated from the received data signal. The clock extractor always generates a plurality of clock signals which have respectively an identical period corresponding to a data communication rate of the received data signal and which phases are slightly shifted mutually, and each time selects one of the plurality of clock signals as a clock signal for sampling of the received data signal. In the selecting operation of the clock extractor, a change in the logical level of the separation clock to a specific level is detected with resolution power corresponding to the slightly mutually shifted phases of the plurality of clock signals, and any one of the plurality of clock signals is specified according to the detection timing. The clock signal thus specified can be used to most faithfully reproduce the phase of the separation clock and the continuity of the separation clock as a clock signal.
申请公布号 CA2013493(C) 申请公布日期 1999.02.02
申请号 CA19902013493 申请日期 1990.03.30
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 OTSUKA, EIJI
分类号 H04L7/02;H04L7/033;(IPC1-7):H04L7/00 主分类号 H04L7/02
代理机构 代理人
主权项
地址