发明名称 |
METHOD AND APPARATUS FOR INCREASING THE TIME AVAILABLE FOR REFRESH FOR 1-T SRAM COMPATIBLE DEVICES |
摘要 |
In a burst read transaction, all the data in the burst transaction is prefetched from a DRAM memory into the read buffer in one memory cycle. The DRAM array can therefore be refreshed while the burst read data is sequentially transferred from the read buffer to the I/Q interface. In a burst write transaction, multiple burst write data values are written to a write buffer over multiple I/O cycles. This burst write data is not simultaneously retired to the DRAM array until the next write transaction. As a result, the DRAM array is only engaged in the burst write transaction for one memory cycle. The DRAM array can therefore be refreshed during one or more of the remaining three I/O cycles.
|
申请公布号 |
WO0025317(A1) |
申请公布日期 |
2000.05.04 |
申请号 |
WO1999US24310 |
申请日期 |
1999.10.18 |
申请人 |
MONOLITHIC SYSTEM TECHNOLOGY, INC. |
发明人 |
LEUNG, WINGYU |
分类号 |
G11C11/403;G06F12/00;G11C7/10;G11C11/401;G11C11/406;(IPC1-7):G11C11/406 |
主分类号 |
G11C11/403 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|