| 摘要 |
<p>A CMOS imager is arranged in a plurality of rows and columns with a gain compensation circuit supplied for each of the column, The gain compensation circuit has a first source follower circuit (12) that employs majority carriers of a first polarity yielding a first voltage gain, and a second source follower circuit (17) employing majority carriers of second polarity opposite the first polarity yielding a voltage gain that is essentially the opposite of the first voltage gain variation as compared to the input voltage. The input to the second source follower circuit (17) that is electrically coupled to the output of the first source follower circuit (12) resulting in a gain compensation between the first (12) and second (17) source follower circuits. A selection circuit (18) configured to enable the gain compensation circuit upon activation of a column select signal ( PHI col). <IMAGE></p> |
