发明名称 PLL SYSTEM AND PLL CIRCUIT
摘要 PROBLEM TO BE SOLVED: To realize a PLL circuit, capable of widening the band of a reference frequency by improving output jitter characteristics even if it incorporates a filter so as to reduce a trigger time until synchronization. SOLUTION: In the case of giving negative feedback control to the oscillation frequency of a voltage-controlled oscillator 14 with a basic correction value ΔT decided by the phase difference Zn of a reference frequency signal fr and a feedback frequency signal fc and dividing the output frequency signal of the oscillator 14 with a prescribed frequency division ratio to generate the signal fc, the oscillation frequency of the oscillator 14 is given negative feedback control with an integrated correction value, obtained by adding the value ΔT to an additive correction value ΔTx having polarity which is the same as that of the value ΔT.
申请公布号 JP2002158584(A) 申请公布日期 2002.05.31
申请号 JP20000351089 申请日期 2000.11.17
申请人 NEW JAPAN RADIO CO LTD 发明人 IKEDA TAISUKE
分类号 H03L7/093;H03L7/10 主分类号 H03L7/093
代理机构 代理人
主权项
地址