发明名称 Formation of through-silicon via (TSV) in silicon substrate
摘要 To form a through-silicon via (TSV) in a silicon substrate without using plating equipment or using sputtering equipment or small metal particles, and form an interlayer connection by stacking a plurality of such silicon substrates, a through hole of a silicon substrate is filled using molten solder itself. In detail, solid solder placed above the through hole of the silicon substrate is molten and the molten solder is guided to and filled in the internal space. A metal layer can be deposited on an internal surface of the through hole beforehand, and also an intermetallic compound (IMC) can be formed in a portion other than the metal layer.
申请公布号 US9385039(B2) 申请公布日期 2016.07.05
申请号 US201414559656 申请日期 2014.12.03
申请人 International Business Machines Corporation 发明人 Sakuma Katsuyuki
分类号 H01L23/48;H01L21/44;H01L21/768;H01L23/14;H01L25/065;H01L23/498;H01L21/48;H01L23/31;H01L23/00 主分类号 H01L23/48
代理机构 Patent Mining Works, LLC 代理人 Jennings Derek S.;Patent Mining Works, LLC
主权项 1. A 3D chip comprising a plurality of silicon substrates having through-silicon via (TSV) in which a through hole by a method of forming a through-silicon via (TSV) includes blocking a lower end of the through hole of at least one silicon substrate, placing solid solder above the through hole of the at least one silicon substrate for subsequently filling in the through hole, evacuating a space that includes both the internal space and an external space of the through hole, melting the placed solid solder to block an upper end of the through hole of the silicon substrate by the molten solder, and changing an evacuated state back to a previous state to cause a pressure difference between the external space and the internal space of the through hole so that the molten solder is guided to the internal space of the through hole and the internal space of the through hole is filled with the molten solder; wherein the plurality of silicon substrates are joined by an additional method, the additional method comprising: providing a plurality of solder bumps on the at least one silicon substrate; providing a second silicon substrate on the plurality of solder bumps; and melting the solder bumps by generating a specific temperature higher than a melting temperature of the solder bumps.
地址 Armonk NY US