发明名称 |
Circuit for varying read timing |
摘要 |
A circuit changes the timing for reading data by varying bias potential applied to a clock signal used to read the data. The circuit has a comparator for comparing an external clock signal with a reference voltage that provides a logic decision level and generating an internal clock signal, and a logic circuit for fetching input data in synchronization with the internal clock signal. The comparator has a bias changer. The bias changer applies DC bias potential to the external clock signal to the comparator, to change the phase of the internal clock signal.
|
申请公布号 |
US5608343(A) |
申请公布日期 |
1997.03.04 |
申请号 |
US19950429820 |
申请日期 |
1995.04.27 |
申请人 |
FUJITSU LIMITED |
发明人 |
OJIMA, HISAYUKI;KUWAHARA, HIROSHI |
分类号 |
H03K5/13;H03K3/289;H03K4/50;H03K5/08;H03K5/153;(IPC1-7):H03K17/28 |
主分类号 |
H03K5/13 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|