发明名称 |
Semiconductor memory device with high voltage generation circuit |
摘要 |
A semiconductor memory device is provided which incorporates a voltage generation circuit capable of generating a high voltage even when a low power voltage is applied to the device. To control the gate voltage of each cell included in a memory cell array, a negative voltage generating circuit connected to a row decoder is included in a boosting circuit. In the case of using a single power of a low voltage, the negative voltage generating circuit generates a negative high voltage during, for example, data erasing. The gate of each P-channel MOS transistor for data transfer is supplied with a pulse signal with an amplitude based on a voltage VCCH which is higher than an external power voltage VCC and obtained by boosting the voltage VCC. As a result, a high voltage can be transferred and output efficiently even if the external power voltage is low.
|
申请公布号 |
US5986935(A) |
申请公布日期 |
1999.11.16 |
申请号 |
US19980031350 |
申请日期 |
1998.02.27 |
申请人 |
KABUSHIKI KAISHA TOSHIBA |
发明人 |
IYAMA, YUMIKO;BANBA, HIRONORI;ATSUMI, SHIGERU |
分类号 |
G11C16/06;G11C5/14;G11C16/12;G11C16/14;H01L21/822;H01L21/8247;H01L27/04;H01L27/115;(IPC1-7):G11C16/04 |
主分类号 |
G11C16/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|