发明名称 INFORMATION PROCESSOR, CLOCK SIGNAL CONTROL METHOD FOR INFORMATION PROCESSOR, AND CLOCK SIGNAL CONTROL PROGRAM
摘要 <p><P>PROBLEM TO BE SOLVED: To properly control a clock to increase processing speed, without increasing an electric power consumption, in data acquisition and retrieval. <P>SOLUTION: A RAM 110 stores result information (a retrieval condition, the number of retrieved results, and an acquisition time (time required for acquiring the data)) obtained as a result of the past data acquisition retrieval, as table information. Whether the data acquisition retrieval to be executed based on the retrieval condition becomes a bottleneck or not is determined based on the current retrieval condition , and the table information of the RAM 110 referred according to the retrieval condition. A clock signal generation part 140 is controlled by a CPU 130, to control one or both of a clock signal used in the CPU 130 and a clock signal for accessing a memory such as the RAM 110. <P>COPYRIGHT: (C)2009,JPO&INPIT</p>
申请公布号 JP2009134536(A) 申请公布日期 2009.06.18
申请号 JP20070310394 申请日期 2007.11.30
申请人 SONY ERICSSON MOBILECOMMUNICATIONS JAPAN INC 发明人 SATO SHUNTA
分类号 G06F1/04;G06F17/30 主分类号 G06F1/04
代理机构 代理人
主权项
地址
您可能感兴趣的专利