| 摘要 |
A semiconductor memory device which can reduce the frequency of a CBR (column before row) refresh operation comprises a memory cell array having a plurality of memory cells, and a CBR refresh unit responsive to m receptions of CBR refresh commands for performing a refresh operation once for the memory cell array.
|
