发明名称 System using both a supervisor level control bit and a user level control bit to enable/disable memory reference alignment checking
摘要 A microprocessor which includes means for detecting misaligned data reference is described. The detecting means is selectable such that when it is enabled and reference is made to a misaligned data object, a fault is produced which interrupts the currently executing program. The detecting means comprises two mode bits stored within the microprocessor. The first mode bit provides control of the fault at the least privileged level of execution (i.e., the applications level) while the second mode bit provides control of the fault at the most privileged level (i.e., the operating system level). Both mode bits must be set to "1" in order for the detecting means to be enabled. The use of two separate mode bits for optionally enabling alignment checking provides optimum programming flexibility.
申请公布号 US5201043(A) 申请公布日期 1993.04.06
申请号 US19920897596 申请日期 1992.06.10
申请人 INTEL CORPORATION 发明人 CRAWFORD, JOHN H.;DIXIT, ASHISH B.
分类号 G06F11/00;G06F11/07;G06F11/36 主分类号 G06F11/00
代理机构 代理人
主权项
地址