发明名称 DELAY DETECTION CIRCUIT/METHOD
摘要 PROBLEM TO BE SOLVED: To provide a superior delay detection circuit which automatically and precisely corrects a phase and whose error rate is low. SOLUTION: A switch 24 causes either a phase difference correction quantity estimation unit 22 or 23 to estimate phase difference correction quantity. At the same time, a switch 25 selects the estimation correction quantity of the other estimation unit as first correction quantity and outputs it to an adder 15. A normal reception judgment unit 21 switches the selection states of the switches 24 and 25 wherever a known symbol string is normally received by a demodulator. A second correction circuit 16 estimates second correction quantity based on a temporary correction phase difference signal outputted from the adder 15 of a first correction circuit 14 and an ideal phase difference signal, generates a correction phase difference signal based on the temporary correction phase difference signal and second correction quantity and outputs it to a demodulator 18.
申请公布号 JPH09214575(A) 申请公布日期 1997.08.15
申请号 JP19960037572 申请日期 1996.01.31
申请人 NEC CORP 发明人 HASHIMOTO TADAO
分类号 H04L27/227 主分类号 H04L27/227
代理机构 代理人
主权项
地址