发明名称 Method and apparatus for analyzing buffer allocation to a device on a peripheral component interconnect bus
摘要 A bridge device (12) in a computer system interconnects with peripheral component interconnect (PCI) devices (14) over a PCI bus (16). The bridge device (12) includes a plurality of read response buffers (10) to provide data to the PCI devices (14). Each of the read response buffers (10) has a plurality of counters/registers (22) associated therewith. The counters/registers (22) measure various parameters associated with the request and retrieval of requested data and speculative data through the read response buffers (10). In response to the parameters measured by the counters/registers (22), the read response buffers (10) can be optimally allocated among the PCI devices (14).
申请公布号 US6397274(B1) 申请公布日期 2002.05.28
申请号 US19990409765 申请日期 1999.09.30
申请人 SILICON GRAPHICS, INC. 发明人 MILLER STEVEN C.
分类号 G06F13/16;G06F13/42;(IPC1-7):G06F3/00 主分类号 G06F13/16
代理机构 代理人
主权项
地址
您可能感兴趣的专利