发明名称 |
Solid state memory device capable of providing data signals on 2N data lines or N data lines |
摘要 |
A solid state peripheral storage device in compliance with the PCMCIA standard provides data signals on either 16 data signal lines or 8 data signal lines. The device has a plurality of even number of substantially identical memory integrated circuit chips divided into two groups. Each of the memory integrated circuit chips provides 8 data signal lines divided into two groups of 4 data signal lines. One of the group of 4 data signal lines from one of the group of memory chips is grouped with one of the 4 data signal lines from the other group of memory chips to form a first group of 8 contiguous bus of data signal lines. The other group of 4 data signal lines from one group of memory chips is also collected with 4 data signal lines from the other group of memory chips to form a second group of 8 contiguous data signal lines. The two groups of 8 contiguous data signal lines are grouped together to form the bus of 16 data signal lines.
|
申请公布号 |
US5373467(A) |
申请公布日期 |
1994.12.13 |
申请号 |
US19930150612 |
申请日期 |
1993.11.10 |
申请人 |
SILICON STORAGE TECHNOLOGY, INC. |
发明人 |
WANG, PING |
分类号 |
G06F13/42;G11C7/10;(IPC1-7):G11B7/00;G06F13/40 |
主分类号 |
G06F13/42 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|