发明名称 |
Clock signal generator |
摘要 |
The clock signal generator can be used to generate a first and/or a second output clock signal from an input clock signal. The rising and/or falling edges of the input clock signal are shifted using delay stages. The clock signal generator has a delay stage with a plurality of delay elements that are wired up in parallel and that have different delay lengths, and a selection device that is used to determine which of the output signals from the delay elements is to be output as the output signal of the delay stage.
|
申请公布号 |
US5986491(A) |
申请公布日期 |
1999.11.16 |
申请号 |
US19980188046 |
申请日期 |
1998.11.06 |
申请人 |
SIEMENS AKTIENGESELLSCHAFT |
发明人 |
GREHL, UDO;DALLMANN, ACHIM |
分类号 |
H03K5/151;(IPC1-7):H03H11/16 |
主分类号 |
H03K5/151 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|