| 摘要 |
PROBLEM TO BE SOLVED: To provide a computer system capable of improving performance without using an order guarantee instruction for waiting execution until influence that all preceding instructions give terminates. SOLUTION: An LSYNC instruction for suppressing the start of a subsequent instruction until the completion of an operation in the instruction processor of all preceding instructions and an LSYNC stop mechanism 105 are newly provided. When the LSYNC instruction is dispatched, the LSYNC stop mechanism 105 monitors the use states of respective operation units 110, 120 and 130 and suppresses the execution start of the instruction after the LSYNC instruction if at least one and above instructions are in the middle of execution. When all instructions preceding the LSYNC instruction completes in the instruction processor, the completion is detected and the dispatch operation of the instruction after the LSYNC instruction is resumed.
|
