发明名称 Computer system of virtual machines sharing a vector processor
摘要 In a virtual-machine system running on a supercomputer wherein a vector processor is shared among a plurality of operating systems/virtual machines enhancing of the efficiency of a system as a whole is provided. When an activation, status-test or set-up instruction of a vector processor 2 is executed while an OS is running on a scalar processor 1 with an interception flag 7 set to the logic value 1, an exception is generated, canceling the execution of the instruction. In the processing of the interception, whether the logic value of the interception flag is 1 and whether the instruction giving rise to the exception is an activation, status-test or set-up instruction of the vector processor 2 are examined. If the logic value is 1 and the activation, status-test or set-up instruction is verified, an interception is carried out. The virtual-machine monitor emulates the end-interrupt processing of the vector processor, allowing the utilization efficiency of the vector processor to be increased. In addition, the virtual-machine monitor saves and restores control information of the vector processor 2 and initial values of vector processing from and into registers, allowing the efficiency of the system as a whole to be enhanced.
申请公布号 US5511217(A) 申请公布日期 1996.04.23
申请号 US19930159237 申请日期 1993.11.30
申请人 HITACHI, LTD. 发明人 NAKAJIMA, ATSUSHI;NAKAGAWA, YAOKO
分类号 G06F9/46;G06F9/455;G06F15/177;G06F17/16;(IPC1-7):G06F9/38;G06F9/40;G06F15/16 主分类号 G06F9/46
代理机构 代理人
主权项
地址