| 摘要 |
Apparatus and methods provide associative mapping (Figure 5) of the blocks of two or more memory arrays (502, 504) such that data, such as pages of data, from the good blocks of the two or more memory arrays can be read in an alternating manner for speed or can be read in parallel for providing data to relatively wide data channels. This obviates the need for processor intervention to access data and can increase the throughput of data by providing, where configured, the ability to alternate reading of data from two or more arrays (502, 504). For example, while one array is loading data to a cache (206/208), the memory device can be providing data that has already been loaded to the cache (206/208). |
