发明名称 System for I/O interfacing for semiconductor chip utilizing addition of reference element to each data element in first data stream and interpret to recover data elements of second data stream
摘要 An I/O interface circuit includes an output buffer circuit and an input buffer circuit. The output buffer circuit can receive a first stream of data elements for output from the semiconductor chip, add a separate reference element for each data element in the first stream, and generate a first data transmission signal representing the data elements of the first stream and the respective reference elements. The input buffer circuit can receive a second data transmission signal representing data elements of a second stream and respective reference elements for the data elements of the second stream, sample the second data transmission signal to obtain voltage values for each data element of the second stream and the respective reference element, and interpret the voltage value for each data element of the second stream against the voltage value for the respective reference element in order to recover the data elements of the second stream.
申请公布号 US6477592(B1) 申请公布日期 2002.11.05
申请号 US19990369636 申请日期 1999.08.06
申请人 INTEGRATED MEMORY LOGIC, INC. 发明人 CHEN JAWJI;CHANG SHUEN-CHIN;PARK YONG E.;NG CINDY YUKLIN;TUNG CHIAYAO S.;YANG JEONGSIK
分类号 G11C7/10;(IPC1-7):G06F13/20;G06F13/28 主分类号 G11C7/10
代理机构 代理人
主权项
地址