Methods and devices for synchronizing the timing of logic cards in a packet switching system without data loss

摘要

Synchronous timing techniques provide redundant reference frequencies to enable a packet switching system to continuously generate one or more master clock frequencies when an original reference frequency is lost or unavailable.