发明名称 REDUNDANT TIMER SYSTEM AND METHOD
摘要 A scalable system and method for redundant timing. A clock CTo is set to count a time To. One more time increment ei are defined for other clocks CTi, each to count a times Ti=Ti-1 + ei. After the earliest time that a timer CTj completes counting its time, an event E is caused to occur and an event F is caused to occur with regard to at least one of the timers CTk, k being an integer from j+1 to N.
申请公布号 CA2624371(C) 申请公布日期 2016.06.28
申请号 CA20062624371 申请日期 2006.09.19
申请人 VERISIGN, INC. 发明人 GALLANT, JOHN
分类号 G04F8/00 主分类号 G04F8/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利