发明名称 Synchronization detecting apparatus
摘要 In a channel estimating circuit, a Sync Word is demodulated by using a channel estimation value not with a symbol or a slot including the Sync Word to be demodulated, but with its preceding and succeeding symbols or slots. Furthermore, in a channel estimation process, if a Synch Word to be demodulated is included in any of groups into which a plurality of symbols are divided, the Sync Word is demodulated by using a channel estimation value obtained with the channel estimation process using not this group but another group.
申请公布号 US2002093988(A1) 申请公布日期 2002.07.18
申请号 US20010918964 申请日期 2001.07.31
申请人 MINOWA MORIHIKO;KIMURA DAI;KAWAGUCHI NORIYUKI 发明人 MINOWA MORIHIKO;KIMURA DAI;KAWAGUCHI NORIYUKI
分类号 H04B1/707;H04B7/26;H04L7/00;H04L25/02;(IPC1-7):H04J3/06 主分类号 H04B1/707
代理机构 代理人
主权项
地址