发明名称 |
Multiphase clock data recovery circuit calibration |
摘要 |
Methods, apparatus, and systems for clock calibration are disclosed. A method for clock data recovery circuit calibration includes configuring a first clock recovery circuit to provide a clock signal that has a first frequency and that includes a single pulse for each symbol transmitted on a 3-wire, 3-phase interface, and calibrating the first clock recovery circuit by incrementally increasing a delay period provided by a delay element of the first clock recovery circuit until the clock signal provided by the first clock recovery circuit has a frequency that is less than the first frequency and, when the first clock recovery circuit has a frequency that is less than the first frequency, incrementally decreasing the delay period provided by the delay element of the first clock recovery circuit until the clock signal provided by the first clock recovery circuit has a frequency that matches the first frequency. |
申请公布号 |
US9485080(B1) |
申请公布日期 |
2016.11.01 |
申请号 |
US201514842610 |
申请日期 |
2015.09.01 |
申请人 |
QUALCOMM Incorporated |
发明人 |
Duan Ying;Lee Chulkyu;Dang Harry;Kwon Ohjoon |
分类号 |
H04L7/00;H04L5/00;H04L7/08 |
主分类号 |
H04L7/00 |
代理机构 |
Loza & Loza LLP |
代理人 |
Loza & Loza LLP |
主权项 |
1. A method of data communications, comprising:
configuring a first clock recovery circuit to provide a clock signal that has a first frequency and that includes a single pulse for each symbol transmitted on a 3-wire, 3-phase interface; and calibrating the first clock recovery circuit by:
incrementally increasing a delay period provided by a delay element of the first clock recovery circuit until the clock signal provided by the first clock recovery circuit has a frequency that is less than the first frequency; andwhen the first clock recovery circuit has a frequency that is less than the first frequency, incrementally decreasing the delay period provided by the delay element of the first clock recovery circuit until the clock signal provided by the first clock recovery circuit has a frequency that matches the first frequency, wherein the delay element of the first clock recovery circuit controls a loop delay associated with a pulse generation cycle used to generate a pulse in response to a first-detected transition in signaling state for each symbol transmitted on the 3-wire, 3-phase interface, and wherein detection of other transitions in signaling state is suppressed during the pulse generation cycle. |
地址 |
San Diego CA US |