Methods of managing power in network computer systems

摘要

In one embodiment of the invention, a memory apparatus is disclosed. The memory apparatus includes a memory array, a block read/write controller, and a random access read memory controller. The memory array is block read/write accessible and random read accessible. The block read/write controller is coupled between the memory array and an external interconnect. The block read/write controller performs block read/write operations upon the memory array to access blocks of consecutive memory locations therein. The random access read memory controller is coupled between the memory array and the external interconnect in parallel with the block read/write access controller. The random access read memory controller performs random read memory operations upon the memory array to access random memory locations therein.

主权项

1. A method comprising:
sharing, with a network computer system, a plurality of disk-read-only-memory (disk-ROM) devices amongst two or more processor complexes, wherein each processor complex includes a plurality processors; powering down at least one processor complex in response to a reduced computing load; and maintaining data stored in the plurality of disk-ROM devices for other processor complexes that remain powered up.