| 摘要 |
The semiconductor device of the present invention utilizes pairs of compensation capacitors serially connected between corresponding pairs of bit lines and interconnected to a ground line of a sense amplifier driver, so that the transistional potential change in the ground line due to reading out current from adjacent memory cells is restricted, thereby eliminating the delay in the level change of the bit lines, thus enabling high speed access.
|
