发明名称 |
Method and system to dynamically power-down a block of a pattern-recognition processor |
摘要 |
A device includes a pattern-recognition processor. The pattern recognition processor includes blocks, such that each of the blocks include a plurality of feature cells configured to analyze at least a portion of data to be analyzed and to selectively provide a result of the analysis. The pattern recognition processor also includes block deactivation logic configured to dynamically power-down the block. |
申请公布号 |
US9389833(B2) |
申请公布日期 |
2016.07.12 |
申请号 |
US201213538714 |
申请日期 |
2012.06.29 |
申请人 |
Micron Technology, Inc. |
发明人 |
Pawlowski J. Thomas |
分类号 |
G06F1/32;G06F7/02 |
主分类号 |
G06F1/32 |
代理机构 |
Fletcher Yoder, P.C. |
代理人 |
Fletcher Yoder, P.C. |
主权项 |
1. A device, comprising:
a pattern-recognition processor comprising:
blocks, each of the blocks comprising:
a plurality of feature cells configured to analyze at least a portion of data to be analyzed and to selectively provide a result of the analysis; andblock deactivation logic configured to determine whether any of the feature cells of the block are active and to dynamically power-down the block when the block deactivation logic determines that none of the feature cells of the block are active, wherein an activation-routing matrix selectively activates and deactivates the feature cells based on search terms in a search criterion. |
地址 |
Boise ID US |