发明名称 ELECTRONIC APPARATUS
摘要 PROBLEM TO BE SOLVED: To provide a semiconductor device comprising a configuration that can sufficiently reduce parasitic capacitance between wirings.SOLUTION: In a thin-film transistor of a bottom gate structure using a lamination of a first layer obtained by oxidizing a part or all of a metal thin-film, and an oxide semiconductor layer, an oxide insulating layer serving as a channel protection layer being in contact with a part of the oxide semiconductor layer overlapped with a gate electrode layer is formed. At formation of the insulating layer, the oxide insulating layer covering a peripheral edge part (including a lateral face) of the lamination of the oxide semiconductor layer is formed.SELECTED DRAWING: Figure 1
申请公布号 JP2016167612(A) 申请公布日期 2016.09.15
申请号 JP20160081091 申请日期 2016.04.14
申请人 SEMICONDUCTOR ENERGY LAB CO LTD 发明人 YAMAZAKI SHUNPEI;SAKATA JUNICHIRO;OHARA HIROKI;KUWABARA HIDEAKI
分类号 H01L29/786;G09F9/30;H01L21/336;H01L21/8234;H01L27/06;H01L27/08;H01L27/088;H01L51/50;H05B33/14 主分类号 H01L29/786
代理机构 代理人
主权项
地址
您可能感兴趣的专利