| 摘要 |
A first impedance control circuit (41) includes a plurality of capacitors connected in parallel with a first transistor (Q1), and a second impedance control circuit (42) includes a plurality of capacitors connected in parallel with a second transistor (Q2). Capacitors (C11 . . . C1n) in the first impedance control circuit (41) respectively have different capacitance values, and capacitors (C21 . . . C2n) in the second impedance control circuit (42) respectively have different capacitance values. The respective self-resonance frequencies of the capacitors in the first impedance control circuit (41) differ, and the respective self-resonance frequencies of the capacitors in the second impedance control circuit (42) differ. Switching noises each having a plurality of frequencies generated from first and second transistors (Q1, Q2) are respectively absorbed in a power supply terminal and a ground terminal through the first and second impedance control circuits (41, 42).
|
