| 摘要 |
A level converter is of a three-stage circuit arrangement composed of an ECL circuit, a pair of emitter followers and a pair of level converting circuits. Each level converting circuit converts the logic level of an output signal from the ECL circuit into the logic level of a MIS or BiMIS output signal. Each level converting circuit has an input stage comprising an inverter composed of a P-type MIS transistor and an N-type MIS transistor, whose gates are supplied with the input signal, to be converted in level, from the ECL circuit. The small amplitude of the supplied input signal is fully swung to completely turn on or turn off a bipolar transistor in the output stage of the level converting circuit, thereby producing an output signal of MIS or BiMIS logic level. Each level converting circuit also has a discharge circuit to quickly drain input and output stage signals and an MIS transistor or bipolar transistor, to shorten the time delay which the input signal suffers when transmitted through the level converter. The discharge circuit and the MIS transistor or bipolar transistor also effectively reduce the steady current flowing through the level converting circuit.
|
