发明名称 Digital phase-locked loop supply voltage control
摘要 Some embodiments include apparatuses and methods having a digitally controlled oscillator (DCO) in a digital phase-locked loop (PLL) and a control loop. The DCO can generate an output signal having a frequency based on a value of a digital information. The control loop can adjust a value of a supply voltage of the DCO based on the value the digital information. Additional apparatuses and methods are described.
申请公布号 US9350365(B2) 申请公布日期 2016.05.24
申请号 US201414490358 申请日期 2014.09.18
申请人 Intel Corporation 发明人 Familia Noam;Saksonov Avigdor;Fayneh Eyal;Shor Joseph
分类号 H03L7/085;H03L7/099;H03L7/093;H03L7/083;H03K3/03;H03L7/18;H03L7/095;H03L5/00 主分类号 H03L7/085
代理机构 Schwegman Lundberg & Woessner, P.A. 代理人 Schwegman Lundberg & Woessner, P.A.
主权项 1. An apparatus comprising: a digitally controlled oscillator to generate an output signal having a frequency based on a value of a digital information; and a control loop to adjust a value of a supply voltage of the digitally controlled oscillator based on the value the digital information, the control loop arranged to adjust the value of the supply voltage if the value the digital information is outside a value range, wherein the digital information has a minimum value and a maximum value, and the value range of the digital information has lower limit greater than the minimum value and an upper limit less than the maximum value.
地址 Santa Clara CA US