发明名称 ENCODER, DECODER AND ENCODING METHOD
摘要 <P>PROBLEM TO BE SOLVED: To attain a plurality of encoding rates with a small circuit scale, and to obtain high data reception quality in an encoder and decoder using LDPC-CC (low-density parity-check convolutional codes). <P>SOLUTION: An encoding rate setting unit sets an encoding rate, and an information creating unit sets information including from information X<SB>s, i</SB>to information Xz-1, i to zero. A first information operating unit receives information X<SB>1, i</SB>at time point i to compute the X<SB>1</SB>(D) term of formula (1). A second information operating unit receives information X<SB>2, i</SB>at time point i to compute the X<SB>2</SB>(D) term of formula (1). A third information operating unit receives information X<SB>3, i</SB>at time point i to compute the X<SB>3</SB>(D) term of formula (1). A parity operating unit 230 receives parity P<SB>i-1</SB>at time point i-1 to compute the P(D) term of formula (1). The exclusive OR of the operation results is obtained as parity P<SB>i</SB>at time i. In formula 1, D is a delay operator, and k is a natural number. <P>COPYRIGHT: (C)2010,JPO&INPIT
申请公布号 JP2010041703(A) 申请公布日期 2010.02.18
申请号 JP20080227505 申请日期 2008.09.04
申请人 PANASONIC CORP 发明人 MURAKAMI YUTAKA;OKAMURA SHUTA;ORIHASHI MASAYUKI;KISHIGAMI TAKAAKI;OKASAKA SHOZO
分类号 H03M13/19;H03M13/23 主分类号 H03M13/19
代理机构 代理人
主权项
地址