发明名称 |
Semiconductor memory device and semiconductor device |
摘要 |
For each of pads for control clock signals and address signals included in a DRAM, an n type well region is provided, and each n type well region is connected to an upper power supply source only by means of a first lower power supply line. Therefore, compared with the conventional device in which n type wells are connected to each other by a second lower power supply line, current flowing from the resistance element in a p type well to the upper power supply line is reduced. Therefore, damage to the resistance element 8 can be prevented, and surge immunity of the DRAM is increased.
|
申请公布号 |
US5867418(A) |
申请公布日期 |
1999.02.02 |
申请号 |
US19970957375 |
申请日期 |
1997.10.24 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
OKASAKA, YASUHIKO;ASAKURA, MIKIO;HIDAKA, HIDETO;URA, MASAAKI;MORISHITA, FUKASHI |
分类号 |
H01L21/8242;G11C5/14;G11C11/4074;G11C11/4076;H01L27/02;H01L27/108;(IPC1-7):G11C7/02 |
主分类号 |
H01L21/8242 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|