发明名称 Compiler processing system for generating assembly program codes for a computer comprising a plurality of arithmetic units
摘要 Provided is a compiler processing system for generating assembly program codes from a source program for a computer comprising a plurality of arithmetic units, the system comprising: a front end; a machine-independent optimization portion; a code generating portion; and a machine-dependent optimization portion; wherein the machine-dependent optimization portion comprises: a non-instruction scheduling portion; and an instruction scheduling portion comprising: means for determining if an arithmetic unit is available for an inspected instruction at an execution clock concerned; means for determining if there is a substitutional instruction which performs the equivalent function as the inspected instruction if an arithmetic unit is not available for the inspected instruction; means for determining if an arithmetic unit is available at the execution clock for the substitutional instruction, if any; and means for changing the inspected instruction to the substitutional instruction if an arithmetic unit is available for the substitutional instruction.
申请公布号 US2001039654(A1) 申请公布日期 2001.11.08
申请号 US20000730213 申请日期 2000.12.05
申请人 MIYAMOTO TAKASHI 发明人 MIYAMOTO TAKASHI
分类号 G06F9/38;G06F9/45;(IPC1-7):G06F9/45 主分类号 G06F9/38
代理机构 代理人
主权项
地址