发明名称 |
unidade funcional para contagem de zeros à esquerda de vetor, zeros à direita de vetor, 1s de operando de vetor e cálculo de paridade de vetor |
摘要 |
A method of performing vector operations on a semiconductor chip is described. The method includes performing a first vector instruction with a vector functional unit implemented on the semiconductor chip and performing a second vector instruction with the vector functional unit. The first vector instruction is a vector multiply add instruction. The second vector instruction is a vector leading zeros count instruction. |
申请公布号 |
BR112013008616(A2) |
申请公布日期 |
2016.06.14 |
申请号 |
BR20131108616 |
申请日期 |
2011.09.23 |
申请人 |
INTEL CORPORATION |
发明人 |
ERIC W. MAHURIN;JEFF WIEDEMEIER;ROGER GOLLIVER;SRIDHAR SAMUDRALA |
分类号 |
G06F9/30;G06F7/00;G06F15/76 |
主分类号 |
G06F9/30 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|