ASYNCHRONOUS CLOCK GATING CIRCUIT

摘要

The present disclosure envisages an asynchronous clock gating circuitry and a method for designing the asynchronous clock gating circuitry. The asynchronous clock gating circuitry could be placed at the very beginning of the clock network, given its design and implementation logic. The asynchronous clock gating circuitry helps meet the timing requirement on the enable pin thereof. The asynchronous clock gating circuitry avoids cumbersome replication of clock gating circuitry during physical implementation of the (circuit) design, and further helps reduce the power consumption levels in sequential circuits.