发明名称 |
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND ITS CONTROL METHOD |
摘要 |
<P>PROBLEM TO BE SOLVED: To increase write operation speed by enabling simultaneous verification of many bits when verifying a program. <P>SOLUTION: The source line SL of a memory cell Trm formed in the N well of a memory cell array 11 is connected to a column source line CSL being a source line in a block and a block source line BSL in common, and the line SL is connected to a source line MSL outside the block via a block source select gate BSSG. This source line MSL outside the block is a metal layer of the upper most layer and wired so as to extend in a Y axis direction (bit line direction). A cell current made to flow from the bit line by output of a column latch via a memory cell in which write is completed is bypassed by this source line MSL outside the block. <P>COPYRIGHT: (C)2007,JPO&INPIT |
申请公布号 |
JP2007242217(A) |
申请公布日期 |
2007.09.20 |
申请号 |
JP20070046016 |
申请日期 |
2007.02.26 |
申请人 |
GENUSION:KK |
发明人 |
AJIKA NATSUO;YADORI SHOJI;MIHARA MASAAKI;KAWAJIRI YOSHIKI |
分类号 |
G11C16/06;G11C16/02;H01L21/8247;H01L27/115;H01L29/788;H01L29/792 |
主分类号 |
G11C16/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|