发明名称 Method for manufacturing contact hole using an etching barrier layer pattern
摘要 A method for manufacturing contact holes in a semiconductor device is provided. In this method, a semiconductor substrate, having first and second conductive regions formed therein, is provided. A lower interdielectric layer is formed on the substrate. An etching barrier layer is formed on the lower interdielectric layer. The etching barrier layer is etched to form a plurality of holes for defining contact holes to be formed in different interdielectric layers. Then, a contact hole is formed in the lower interdielectric layer, using one of the holes in the etching barrier layer as an etching mask, and then a conductive layer pattern filling the contact hole is formed. Subsequently, an upper interdielectric layer and a mask pattern are sequentially formed on the conductive layer pattern. The upper interdielectric layer is etched, using the mask pattern as an etching mask, and then the lower interdielectric layer is etched, using the other hole in the etching barrier layer pattern as an etching mask, thereby completing a contact hole that passes through the upper and lower interdielectric layers. Thus, a plurality of contact holes of various heights can be formed with greater area tolerance and the process margin can be maximized.
申请公布号 US6150281(A) 申请公布日期 2000.11.21
申请号 US19990313452 申请日期 1999.05.18
申请人 SAMSUNG ELECTRONICS, CO., LTD. 发明人 KWEAN, SUNG-UN
分类号 H01L21/28;H01L21/60;H01L21/768;H01L21/8242;H01L27/108;(IPC1-7):H01L21/302 主分类号 H01L21/28
代理机构 代理人
主权项
地址