An ATM buffer system includes a buffer to communicate with 16 ATM ports, and the system can implement two buffers to communicate over 32 ATM ports. A flow control signal is provided between the buffers in the 32-port configuration to route a buffer status signal to an ATM matrix using overhead data. The multiple buffers communicate with the ATM matrix using a single low voltage differential signal (LVDS) transmit and receive connection.