| 摘要 |
A system and method for estimating power consumption of at least a portion of an integrated circuit (IC). The IC is segmented into a hierarchical sub-block level structure such that within each sub-block and between sub-blocks of the same level, power consumption components are identified so that the power consumption for each sub-block may be estimated based on an application of probabilistic activity profiles associated with the power consumption components.
|
